Revision Standard - Active.Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.
chip delay; electronic design automation (EDA); IEEE 1481; integrated circuit (IC) design; power calculation
Formato físico y digital
Nota: Precios sin IVA ni gastos de envío
Añadir a la cesta