Saltar navegación principal
Normas IEC internacionales electrotécnicas - AENOR
IEC 61691-3-3:2001

IEC 61691-3-3:2001

Behavioural languages - Part 3-3: Synthesis in VHDL

Fecha:
2001-06-28 /Anulada
Resumen (inglés):
This standard supports the synthesis and verification of hardware designs, by defining vector types for representing signed or unsigned integer values and providing standard interpretations of widely used scalar VHDL values. Includes package bodies, as described in annex A, which are available in electronic format either on a diskette affixed to the back cover, or as a downloadable file from the IEC Web Store.
Resumen (francés):

Si desea adquirir esta norma, envíenos su solicitud a normas@aenor.com